

## AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings of claims in the application:

### LISTING OF CLAIMS

1. (Original) A receive deserializer circuit which frames data, comprising:
- a sampling flip flop for receiving serial data including a data reference pattern, wherein said sampling flip flop retimes said serial data to a recovered clock as sampled serial data;
  - a demultiplexer for deserializing said sampled serial data into a parallel data word timed to a word clock from a clock generator;
  - a comparator for making a comparison of said parallel data word with a preset data reference pattern until said comparison results in a match;
  - a logic controller for interpreting whether the output of said comparator results in said match and for generating a shift pulse following each of said comparisons which do not result in said match; and
  - said clock generator for dividing said recovered clock into phase clocks, said word clock being one of said phase clocks, and for disabling said phase clocks for a period of one bit upon receipt of said shift pulse, thereby creating a one bit shift in the alignment of said parallel data word being generated on said word clock by said demultiplexer.

2. (Original) The circuit as recited in claim 1, wherein said recovered clock is a local clock whose negative edge is pre-aligned with the transition edge of said serial data by a clock recovery module.
3. (Original) The circuit as recited in claim 1, wherein said recovered clock is the source clock for said phase clocks.
4. (Original) The circuit as recited in claim 1, wherein said preset data reference pattern is derived from a plurality of hard-wired connections.
5. (Original) The circuit as recited in claim 1, wherein said preset data reference pattern is derived from data received from a transmitter upon initialization of said circuit.
6. (Original) The circuit as recited in claim 1, wherein said comparator is a plurality of comparators whose outputs are combined by said logic controller to determine whether said comparator results in said match.
7. (Original) The circuit as recited in claim 6, wherein each of said plurality of comparators has a first and second input, said first input driven by a separate reference bit from said preset data reference pattern and said second input driven by a separate sample bit from said parallel data word.

Cont  
A1

8. (Original) The circuit as recited in claim 6, wherein said plurality of comparators is selected from the group consisting of operational amplifiers, logic gates and combinations thereof.

9. (Original) The circuit as recited in claim 6, wherein said plurality of comparators is eight exclusive OR logic gates.

10. (Currently Amended) A method for ~~of~~ framing data in a receive deserializer circuit, comprising ~~the steps of~~:

receiving serial data including a data reference pattern from a transmitter;

retiming said serial data to a recovered clock as sampled serial data;

deserializing said sampled serial data into a parallel data word timed to a

word clock;

comparing said parallel data word with a preset data reference pattern until a match results;

generating a shift pulse when said comparing does not result in said match;

dividing said recovered clock into phase clocks, including said word clock;

and

disabling said phase clocks for one bit period each time said shift pulse is generated, thereby creating a one bit shift in the alignment of said parallel data word being generated on said word clock in said demultiplexer.

Cont  
A1

11. (Original) The method as recited in claim 10, wherein said recovered clock is a local clock whose negative edge is pre-aligned with the transition edge of said serial data by a clack recovery module.

12. (Original) The method as recited in claim 10, wherein said recovered clock is the source clock for said phase clocks.

13. (Original) The method as recited in claim 10, wherein said preset data reference pattern is derived from a plurality of hard-wired connections.

14. (Original) The method as recited in claim 10, wherein said preset data reference pattern is derived from data received from a transmitter upon initialization of said receive deserializer circuit.

15. (Original) The method as recited in claim 10, wherein said comparator is a plurality of comparators whose outputs are combined by said logic controller to determine whether said camparator results in said match.

16. (Original) The method as recited in claim 15, wherein each of said plurality of comparators has a first and second input, said first input driven by a separate reference bit from said preset data reference pattern and said second input driven by a separate sample bit from said parallel data word.

17. (Original) The method as recited in claim 15, wherein said plurality of comparators is selected from the group consisting of operational amplifiers, logic gates and combinations thereof.

18. (Original) The method as recited in claim 15, wherein said plurality of comparators is eight exclusive OR logic gates.

19. (Currently Amended) A method for ~~of~~ framing data in a receive deserializer circuit, comprising ~~the steps of~~:

receiving serial data;

generating a local clock based on said serial data;

deserializing said serial data into a parallel data word;

comparing a portion of said parallel data word with a preset data reference pattern;

adjusting said local clock to an adjusted local clock, said adjusting including shifting one bit period if the portion does not match the present data reference pattern ~~based on the results of said comparing~~; and

timing subsequent data to said adjusted local clock.

20. (New) The method of claim 19, wherein said adjusting comprises:

generating a shift pulse if the portion does not match the present data reference pattern in said comparing; and

disabling said local clock for one bit period if the shift pulse is asserted.

21. (New) The method of claim 19, further comprising:

generating phase clocks based on said serial data, one of the phase clocks being said local clock.

22. (New) The method of claim 21, wherein said deserializing comprises:

sampling said serial data in accordance with the phase clocks to generate the parallel data word, each phase clock sampling a respective bit of the parallel data word.

23. (New) An apparatus for framing data in a receive deserializer circuit, said apparatus comprising:

means for receiving serial data;

means for generating a local clock based on said serial data;

means for deserializing said serial data into a parallel data word;

means for comparing a portion of said parallel data word with a preset data reference pattern;

means for adjusting said local clock to an adjusted local clock by shifting one bit period if the portion does not match the present data reference pattern; and

means for timing subsequent data to said adjusted local clock.

24. (New) The apparatus of claim 23, wherein said means for adjusting comprises:

means for generating a shift pulse if the portion does not match the present data

reference pattern in said comparing; and

means for disabling said local clock for one bit period if the shift pulse is asserted.

25. (New) The apparatus of claim 23, further comprising:

means for generating phase clocks based on said serial data, one of the phase clocks being said local clock.

26. (New) The apparatus of claim 25, wherein said means for deserializing comprises:

means for sampling said serial data in accordance with the phase clocks to generate the parallel data word, each phase clock sampling a respective bit of the parallel data word.

27. (New) An apparatus for framing data in a receive deserializer circuit, said apparatus comprising:

means for receiving serial data including a data reference pattern from a transmitter;

means for retiming said serial data to a recovered clock as sampled serial data;

means for deserializing said sampled serial data into a parallel data word timed to a word clock;

means for comparing said parallel data word with a preset data reference pattern until a match results;

means for generating a shift pulse when said comparing does not result in said match;

means for dividing said recovered clock into phase clocks, including said word clock; and

means for disabling said phase clocks for one bit period each time said shift pulse is generated, thereby creating a one bit shift in the alignment of said parallel data word being generated on said word clock in said demultiplexer.

---